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Abstract 
Current mirror is that the basic key component in VLSI style. To get high performance 
analog circuit application, the output electrical resistance and accuracy area unit the 
foremost vital parameter to work out the performance of this mirror. A brand new current 
mirror is planned during this paper to produce high accuracy and extremely high output 
electrical resistance. To increase the output resistivity and matching accuracy considerably a 
unique feedback gain is employed. The new projected current mirror additionally has output 
swing similar because the ancient two stage cascode current mirror. 
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INTRODUCTION 
Due to the higher performance the present 
mode approach is gaining interest 
additional and additional [1–5]. The 
decreasing power offer voltage of digital 
small physics makes it appropriate for 
mixed mode application is that the reason 
for victimisation current mode circuit. The 
present mirror is employed for biasing or 
loading components in analog circuit style. 
The foremost vital parameter would not to 
confirm the performance of current mirror 
area unit accuracy and output electric 
resistance. It is often wont to notice 
several researches that target these two 
points. To extend the output electric 
resistance the cascode current mirror and, 
therefore, the RGC current mirror is 
employed [6–9]. IAFCCM was planned to 
extend the accuracy [8]. To attain higher 
output electric resistance, multi stage 
cascode mirror has been used, though its 
suffer from low output voltage swing. The 
output electric resistance of the two stage 
cascode current mirror is below the output 
electric resistance of RGC current mirror 
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and, therefore, the accuracy of the RGC 
current mirror is not adequate for prime 
preciseness application. 
 
The accuracy of IAFCCM is better than 
RGC current mirror and the output 
impedance of IAFCCM is equivalent to 
the RGC current mirror. A new high 
output impedance current mirror is 
proposed in the paper to improve the 
accuracy and the output impedance of the 
new current mirror, it is based on the RGC 
circuit. To increase the output impedance 
and matching accuracy significantly a 
novel feedback gain stage is used. The 
new current mirror is similar to the 
traditional two stage cascode current 
mirror, so the proposed current mirror is 
better than that of RGC and IAFCCM. 
 
DESCRIPTION OF PREVIOUS 
CIRCUITS AND THE NEW 
CURRENT MIRROR 
Previous Current Mirror Circuits 
 
Fig. 1: Traditional Current Mirror [1]. 
 
Fig. 2: Cascode Current Mirror [1]. 
 
Fig. 3:  IAFCCM [1]. 
 
The traditional current mirror is shown in 
Figure 1. As the traditional current 
mirror’s output impedance is not infinite, it 
will influence the output current Iout by the 
variation of the output node voltage Vds. It 
is a drawback in the analog circuits. In 
Figure 2 the cascode current mirror is 
shown. It has the matching accuracy 
problem and it was proposed to improve 
the output impedance [7]. In Figure 3 the 
IAFCCM is shown. It was proposed to 
increase the output impedance, output 
voltage swing and matching accuracy. 
IAFCCM improves lots of output voltage 
swing, but the output impedance is not 
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high enough. Meanwhile the output node 
voltage influences the output current Iout. 
 
The Proposed New Current Mirror 
Circuit 
 
Fig. 4: The Proposed Current Mirror [1]. 
 
The proposed new current mirror improves 
the new key parameters of the current 
mirror, the matching accuracy and output 
impedance. The Figure 4 shows the 
schematic diagram of the proposed new 
current mirror. Here are some MOS 
transistors such as M0, M2, M10 are used 
as a two stage cascode current mirror and 
some MOS transistors such as M1, M6, 
M9, M7 and M8 are used to improve the 
matching accuracy of the cascode current 
mirror. M3, M4 and M14 are the three 
novel negative feedback gain stages that 
can increase the output impedance of the 
current mirror significantly. 
 
Fig. 5: The Feedback Circuit [1]. 
 
The feedback circuit of the current mirror 
is shown in Figure 5 and the voltage gain 
of each gain stage is shown as A. The 
output impedance is out of the new 
proposed current mirror can be estimated 
by following. 
V1 =                            [1] 
* (-|A|
3
-1)*V1 +  * (V0 – V1)[2] 
 
 
 
                                …[4] 
As shown in equation (4) where A  -  
(i= 3, 4 and 14 respectively), the proposed 
new current mirror has much larger Rout 
than that of the IAFCCM which has output 
impedance 
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Fig. 6: The I-V Curve of the Simulation 
Result [1]. 
 
In Figure 5 the voltage V1 is independent 
of V0. When V0 and V1 are increased then 
the Vds14 is decreased due to the three gain 
stages. The negative feedback signal is 
created by connecting Vds14 to the gate of 
M10. Therefore, decrease in Vds14 decrease 
the V1. Thus, the negative feedback loop 
locks V1 so that a stable Iout is obtained. 
Now the proposed new current mirror has 
high output impedance. 
 
For a good current mirror another factor is 
the matching accuracy between Iin and Iout 
[10]. The MOS transistors M6, M7, M8 and 
M9 are used to match the current Im1 and 
Im2 in the new proposed circuit and further 
make VGs3= VGs1. From VGs1= VGs0= VDs0 
and VGs3= VDs2, we can find VDs2= VDs0 
which results Iin= Iout. The proposed new 
current mirror has better matching 
accuracy than the IAFCCM and it is 
proved by the HSPICE simulation results. 
 
SIMULATION RESULTS 
 The HSPICE simulation results are based 
upon 0.35µm 1P4M CMOS process which 
has a supply voltage of 3.3V where, L= 
1µm for all transistors except M8, M9 
transistors for which L= 3µm. W= 20µm 
for M0, M1, M2, M3, M6, M7, M10 and 
W= 40µm for M8, M9 to ensure Iout= 
100µA 
W= 5µm for M4, M14 
W= 10µm for M5, M11 
W= 1µm for M12, M13 
The I-V curve simulation result of the 
proposed new current mirror and IAFCCM 
is shown in Figure 6. The I-V plot of the 
input current Iin is the lowest line. The top 
line is the I-V plot of IAFCCM, it shows 
that the output impedance is not that much 
high to avoid the influence of Vds, i.e., 
under the variation of the output voltage 
V0 the Iout will be changed. The I-V plot of 
the proposed circuit is the middle line and 
it indicates that the output impedance of 
the proposed circuit is higher than 
IAFCCM. In Figure 6 the comparison 
results of the accuracy is shown. The 
proposed circuit has a matching accuracy 
better than IAFCCM when the input 
current Iin= 100µA. 
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Table 1: The Proposed CM Performance 
Comparison with IAFCCM [1]. 
 
Table 1 shows the comparison result 
between the proposed circuit and IAFCCM 
under various input circuit. Input current 
changes from 5µA to 400µA. When the 
input current is lower than 400µA due to 
the MOS transistor sizes of the proposed 
circuit are smaller than IAFCCM. But the 
output impedance Rout of the proposed new 
circuit is larger than that of the IAFCCM. 
 
CONCLUSION 
A high output impedance and high 
accuracy current mirror is proposed and 
analyzed in this paper. According to the 
simulation results the accuracy and the 
output impedance of the proposed circuit 
is better than IAFCCM. The proposed 
current mirror is much suitable for using in 
high linearly, high output impedance 
current output stages and the operational 
amplifiers design. 
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